



January 5, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/697,520 10/30/03

Seiki Ogura et al.

TWIN NAND DEVICE STRUCTURE, ARRAY OPERATION AND ITS FABRICATION METHOD

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 27, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

HALO-01-014D

Information in this Information Disclosure Statement was cited in a communication from a foreign Patent Office in a counterpart foreign application. The concise explanation of relevance for the non-English documents is provided therein. A copy of that communication is attached.

- Y. Hayashi et al., "Non-volatile Semiconductor Memory and Its Programming Method," JP 11-22940, 12/05/1997, discusses how the ONO layer sandwich stores electron or whole charges in the nitride or interface trap sites.
- I. Fujiwara, "Non-volatile Semiconductor Memory and its Read Method," JP 2000-31435, 7/8/1998.
- F. Masuoka and R. Shirota et al., "A New NAND Cell for Ultra High Density 5V-Only EEPROMS," May 1988, Proc. 1988 Symp. on VLSI Tech., IV-5, pp. 33-34, describes a floating gate NAND cell that has been used widely as Non-volatile memory.
- U.S. Patent 4,943,943 to Hayashi et al., "Read-Out Circuit for Semiconductor Nonvolatile Memory," describes a read-out circuit for a semiconductor nonvolatile memory which is capable of extracting a widely fluctuating output voltage using a reverse read.

HALO-01-014D

U.S. Patent 5,768,192 to Eitan, "Non-Volatile Semi-Conductor Memory Cell Utilizing Asymmetrical Charge Trapping," discloses a non-volatile semiconductor memory cell utilizing asymmetrical charge trapping.

Sincerely,

Stephen B. Ackerman, Reg. #37761

٠	Form PTO-1	44!	9							Doctor Humber (Opocnes)	1	pterson Museur			
1036	INFOF	RM.	ΑT	10	N	DI	HALO-01-0								
3/31	INFOR								CATION	Seiki	Ogur	aet	al.		
- 1	Trux	(Us	io s	0Y 0 /	ral s	ho	et s i	lno	cossary)		10/30/03 aroup AT UTAT				
]	U. S'. PATENT DOCUMENTS														
g	O HANT EXMINER	00	DOCUMENT HUMBER					R	DATE		NULE	CLASS	BUBCLABB	TUNG DATE	
		4	9	4	3	9	4	3	7/24/90	Hanash	i et al.	365	185	7/24	184
		5	7	6	8	1	9	2	6/16/98	٠, ٠		365	185.24	7/23/	196
			1				I.		Y TY			U T			3 2 2 2 2 3
					·		T								
1							T								
	FOREIGN PATENT DOCUMENTS														
	DOCUMENT NUMBER C								CATE	cou	NTRY	CLASS	SUBCLASS	Translati YES	NO
	JP 1	,	_	2	a	9	4	0	W5/97	Japan	^	HOLL	27/115	Ì	
	TP 0	0	_	l I		ľ	١, ١	- 1	7/8/98	Japan Japan		HOLL	,		
					•	_				- or			1 113		
								7			***************************************	!			
			-	-		-									
	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)														
	F. Masuoka et al. "A New NAND Cel for Ultra High														
	Density SV-Only EEPROMS," May 1988, Proc. 198 Sump. on VLSI Tech. IV-5, 00. 33-34.											1988)		
					2.07										
		-	-	-			_								
1	EXAMER										DIX COLWOCD CO.				
										DATE CONSIDERED					
-															
											on is in conformance with				Ъ